

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
19 August 2004 (19.08.2004)

PCT

(10) International Publication Number
WO 2004/070848 A1

(51) International Patent Classification: **H01L 29/786,**
21/336

(21) International Application Number:
PCT/EP2004/001107

(22) International Filing Date: 6 February 2004 (06.02.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
03290304.9 6 February 2003 (06.02.2003) EP

(71) Applicants (for all designated States except US):
CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE (CNRS) [FR/FR]; 3, rue Michel Ange, F-75794 Paris Cedex 16 (FR). **ECOLE POLYTECHNIQUE** [FR/FR]; Route de Saclay, F-91128 Palaiseau Cedex (FR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **ROCA I CABAR-ROCAS, Pere** [ES/FR]; 13bis, rue Girardot, F-91140 Villebon sur Yvette (FR). **VANDERHAGHEN, Régis** [FR/FR]; 49, rue du Moulin, F-92120 Palaiseau (FR). **DREVILLON, Bernard** [FR/FR]; 15, Cité de la Pépinière, F-92140 Clamart (FR).

(74) Agents: **MICHELET, Alain** et al.; Cabinet Harlé et Phélip, 7, rue de Madrid, F-75008 Paris (FR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: TRANSISTOR FOR ACTIVE MATRIX DISPLAY AND A METHOD FOR PRODUCING SAID TRANSISTOR



(57) Abstract: The invention concerns a transistor for active matrix display and a method for producing the said transistor (1). The transistor (1) comprises a microcrystalline silicon film (5) and an insulator (3). The crystalline fraction of the said microcrystalline silicon film (5) is above 80%. According to the invention, the transistor (1) comprises a plasma treated interface (4) located between the insulator (3) and the microcrystalline silicon film (5) so that the said transistor (1) has a linear mobility equal or superior to 1.5 cm²V⁻¹s⁻¹, shows threshold voltage stability and wherein the microcrystalline silicon film (5) comprises grains (6) whose size ranges between 10 nm and 400 nm. The invention concerns as well a display unit having a line-column matrix of pixels that are actively addressed, each pixel comprising at least a transistor

as described above.

WO 2004/070848 A1

4/pets
JC20 Rec'd PCT/PTO 08 AUG 2005

**Transistor for active matrix display and a method
for producing said transistor**

5 The invention relates to a transistor for active matrix display, a display unit comprising the said transistor and a method for producing the said transistor.

10 Since the advent of the portables and the need for flat display panels, electronic displays implementing thin-film transistor technology and liquid crystals have experienced a phenomenal growth, to the point where full-colour displays have been realised that can compete with cathode ray tube displays. Amorphous silicon thin-film transistors are extensively used as pixel charging devices in active matrix liquid crystal displays, principally because of its application to large glass substrates, low cost and remarkable matching with the requirements of liquid crystal driving. Over the last decade, a rapidly growing demand for high information content displays offering high performances (excellent contrast, homogeneity of colours, high luminance, large viewing angles...) and having sizes down to "micro-panel", for mobile phones for example, has nonetheless raised a huge interest for new technologies like organic light emissive diodes (OLED), polymer material based light emissive diodes (PLED), ... The response time of OLED devices makes them perfectly suitable for video rate.

25 This demand adds constraints on the active material used in thin film transistors for active matrix displays, namely a higher stability and a more rapid charging than amorphous silicon (a-Si:H) thin films can provide. It is also necessary for a higher integration and to further reduce the cost of the display to process the driving circuits directly on the glass panel instead of connecting external circuits.

30 It is known that microcrystalline silicon ($\mu\text{c-Si:H}$) is compatible with amorphous silicon technology and can be directly deposited using plasma deposition technology at low temperatures without further thermal or laser treatment.

35 However, up to date studies of $\mu\text{c-Si:H}$ thin films {ROCA I CABARROCAS, P et al.; J. Appl. Phys. 86 (1999) 7079 and references cited therein} have only reported linear mobilities similar to those of a-

Si:H thin film transistors. Therefore, no improvement would be expected from these studies on the charging time of pixels using said $\mu\text{c-Si:H}$ thin film transistors and on the driving circuit integration.

5 The purpose of the invention is hence to remedy the shortcomings mentioned above and to propose a transistor for active matrix display having one or more of the following features and advantages: namely, a high field effect mobility, an excellent threshold voltage stability, a high level of drive circuit integration and a high duty ratio, offering a low cost transistor for pixel-charging devices used in active matrix displays.

10 In addition, the invention has as an objective a method for producing a transistor for active matrix display, this method being at once rapid and easy to implement, in particular, in industrial transistor manufacturing devices.

15 To this end, the invention concerns a transistor for active matrix display comprising a microcrystalline silicon film and an insulator, the crystalline fraction being above 80%.

20 According to the invention, said transistor comprises a plasma treated interface located between the insulator and the microcrystalline silicon film so that the said transistor has a linear mobility equal or superior to $1.5 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ and shows threshold voltage stability.

25 The microcrystalline silicon film is composed of a mixture of amorphous tissue and crystallites that are crystallised grains. We shall call hereinafter "Crystalline fraction", the ratio by volume of the said grains. At a crystalline fraction of 100%, microcrystalline silicon films without any amorphous phase are achieved. In other words, the thin film is fully crystallised.

30 We shall call hereinafter "Threshold voltage stability", a threshold voltage shift equal or inferior to 0.5 V with time when the thin film transistor is submitted to a bias stress. Typical stress tests are performed for example under a gate voltage of 30 V and at a substrate temperature of 60°C.

According to various embodiments, the present invention also concerns the characteristics below, considered individually or in all their technical possible combinations.

- the microcrystalline silicon film comprises grains whose size ranges between 10 nm and 400 nm,
- said grain size ranges between 100 nm and 200 nm,
- the microcrystalline silicon film thickness is comprised between 100 nm and 450 nm,
- said transistor has a top-gate electrode,
- said transistor has a bottom-gate electrode,
- the microcrystalline silicon film is produced by hot wire technique,
- the microcrystalline silicon film is produced by radiofrequency glow discharge technique.

The invention concerns as well a display unit having a line-column matrix of pixels that are actively addressed. According to the invention, each pixel comprises at least a transistor as previously described.

According to various embodiments, the present invention also concerns the characteristics below, considered individually or in all their technical possible combinations.

- said pixels comprise light emissive organic materials,
- said pixels comprise liquid crystals,
- said pixels comprise light emissive polymer materials,
- electronic control means to drive each pixel are at least partially integrated on the corresponding microcrystalline silicon film.

The display unit described above can be advantageously applied with a device selected from the group comprising a computer, a video camera, a digital camera, a portable terminal, a player for recorder media, an electronic game equipment and a projector.

The invention concerns as well a method for producing a transistor for active matrix display comprising the steps of forming an active material and electrodes, said active material being formed using vapor deposition methods and said transistor comprising an insulator.

According to the invention,

- one forms a plasma treated interface on top of said insulator,
and

- one forms a microcrystalline film on top of said treated interface at a temperature comprised between 100 and 400°C using at least a deposition chemical element and a crystallisation chemical element.

According to various embodiments, the present invention also concerns the characteristics below, considered individually or in all their technical possible combinations.

- 5. • said plasma treated interface is selected from the group consisting of a SiN_x layer, a SiN_xO_y layer, a SiO_2 layer and glass,
- one forms the plasma treated interface using a gas selected from the group consisting of N_2 , O_2 , N_2O and NH_3 ,

The insulator is treated by plasma deposition to form a plasma treated interface so as to reduce the density of nucleation sites.

- 10 • the microcrystalline silicon film is formed using a buffer gas selected from the group consisting of Ar, Xe, Kr and He,
- said crystallisation chemical elements is H_2 ,
- said deposition chemical elements are selected among the group comprising SiH_4 , SiF_4 ,
- 15 • said deposition chemical elements flux and said crystallisation chemical elements flux are at equilibrium during the growth of the microcrystalline silicon film,
- one forms a top gate transistor,
- one patterns a substrate comprising a metallic layer to form source and drain electrodes,
- 20 • one forms a bottom gate transistor,
- a substrate comprises a gate electrode,
- the microcrystalline silicon film comprises grains whose size ranges between 10 nm and 400 nm,
- 25 • the microcrystalline silicon film thickness is comprised between 100 nm and 450 nm,
- the vapor deposition methods use radiofrequency glow discharge technique,
- one uses a 13.56 MHz PECVD reactor.

- 30 A "13.56 MHz PECVD reactor" means here a reactor powered by radiofrequency energy at a frequency of 13.56 MHz used with a plasma enhanced chemical vapour deposition method.

To facilitate further description of the invention, the following drawings are provided in which:

Figure 1 is a schematic view of a thin film transistor structure for a bottom gate transistor according to the invention.

Figure 2 shows the experimental values obtained as a function of the percolation thickness (nm) for the linear mobility of a $\mu\text{c-Si:H}$ thin film produced from $\text{SiF}_4\text{-Ar-H}_2$ mixtures.

Figure 3 shows an atomic force microscopy relief of a $\mu\text{c-Si:H}$ thin film produced from $\text{SiF}_4\text{-Ar-H}_2$ mixtures. The $\mu\text{c-Si:H}$ thin film was formed on a SiN_x thin film treated with an Ar plasma. The image extends laterally over an area of $2 \times 2 \mu\text{m}^2$.

Figure 4 shows an atomic force microscopy relief of a $\mu\text{c-Si:H}$ thin film produced from $\text{SiF}_4\text{-Ar-H}_2$ mixtures. The $\mu\text{c-Si:H}$ thin film was formed on a SiN_x thin film treated with an N_2 plasma. The image extends laterally over an area of $5 \times 5 \mu\text{m}^2$.

These drawings are provided for illustrative purposes only and should not be used to unduly limit the scope of the invention.

The invention concerns a method for producing a transistor 1 for active matrix display comprising the steps of forming an active material and electrodes 2, said active material being formed using vapor deposition methods and said transistor 1 comprising an insulator 3. The vapor deposition methods use, for example, radiofrequency glow discharge technique. In a particular embodiment, one uses a 13.56 MHz PECVD reactor. However, said reactor can be powered by radiofrequency energy at another frequency. The vapor deposition methods can implement also a microwave ECR (electron cyclotron resonance) technique.

According to the invention, one forms a plasma treated interface 4 on top of said insulator 3. In a preferred embodiment, said treated interface 4 is selected from the group consisting of a SiN_x layer, a SiN_xO_y layer, a SiO_2 layer and glass. The plasma treated interface 4 can be formed using a gas selected from the group consisting of N_2 , O_2 , N_2O and NH_3 .

One then forms on top of said treated interface 4, a microcrystalline film 5 at a temperature comprised between 100 and 400°C using at least a deposition chemical element and a crystallisation chemical element. Said crystallisation chemical element is said to

promote the crystallisation of the $\mu\text{c-Si:H}$ thin film 5 and is, for example, H_2 . The crystallisation chemical element and the deposition element can be deposited together or alternately with time. The deposition chemical elements are selected among the group comprising SiH_4 , SiF_4 . A buffer
5 gas can be added to optimise the plasma conditions, said gas being chosen from the group consisting of Ar, Xe, Kr and He.

In a particular implementation, hydrogen is used through plasma deposition as a crystallisation element for the formation of $\mu\text{c-Si:H}$ films. The hydrogen plasma exposure of a-Si:H films formed from pure silane
10 crystallises said a-Si:H films through its surface and subsurface reactions. The method then consists in repeating many times the deposition of a-Si:H during a time τ_1 followed by its exposure to a hydrogen plasma during a time τ_2 . The $\mu\text{c-Si:H}$ thin film is said to be formed by plasma deposition from a SiH_4 , H_2 mixture. In a preferred
15 embodiment, the deposition chemical elements flux and the crystallisation chemical elements flux are at equilibrium during the growth of the microcrystalline silicon film 5.

The microcrystalline silicon film 5 has a thickness which is comprised between 100 nm and 450 nm and comprises grains 6 whose
20 size ranges between 10 nm and 400 nm.

For the preparation of either bottom gate or top gate transistors, the microcrystalline silicon film 5 is grown on an insulator 3. High mobility microcrystalline silicon 5 is obtained when the insulator 3 is treated so that the density of nucleation sites is reduced. This treatment can be
25 achieved either for bottom gate or for top gate transistors.

In a first embodiment, a top gate transistor is formed, one patterns a substrate comprising a metallic or a TCO (transparent conductive oxide) layer to form source and drain electrodes 2.

In a second embodiment, one forms a bottom gate transistor and the substrate comprises a gate electrode 2.
30

The invention also concerns a transistor 1 for active matrix display. Figure 1 shows the said transistor 1 according to a particular embodiment of the invention. It comprises a microcrystalline silicon film 5 and an insulator 3, the crystalline fraction being above 80%. The
35 transistor 1 for active matrix display also comprises a plasma treated

interface 4 located between the insulator 3 and the microcrystalline silicon film 5 so that the said transistor 1 has a linear mobility equal or superior to $1.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and shows threshold voltage stability. Preferentially the crystalline fraction is higher than 85% since an
5 excellent voltage stability is then achieved (the shift is less than 0.15 V).

According to the current understanding of said transistor 1 structure, the formation of a plasma treated interface 4 reduces the density of nucleation sites, thus allowing the lateral growth of crystallites 6. Said growth leads to the formation of large grains 6 resulting in a
10 measured higher mobility.

Said microcrystalline silicon film 5 can be produced by hot wire technique or by radiofrequency glow discharge technique.

The microcrystalline silicon film 5 contains crystallites 6 that are crystallised grains 6 having a size ranging between 10 nm and 400 nm.
15 Advantageously, the grain size ranges between 100 nm and 200 nm.

In an embodiment, the microcrystalline silicon film 5 thickness is comprised between 100 nm and 450 nm, and preferentially is comprised between 100 nm and 150 nm to have a low OFF current. A low off current, besides a high linear mobility and stability, is required for an
20 industrial application since it determines the image quality in the electro-optic transducer (liquid crystal display, organic electroluminescent display, ...).

Figure 1 shows a thin film transistor 1 for active matrix display having a bottom-gate electrode, but the transistor 1 can also be realised
25 with a top-gate electrode.

The invention further concerns a display unit having a line-column matrix of pixels comprising at least a transistor 1 as previously described. Said pixels are actively addressed which means that the matrix-type display is scanned line by line over the frame time and a current is
30 supplied to said pixels during the whole frame time. This addressing method makes it perfectly suitable to pixels comprising light emissive organic or polymer materials. It can be advantageously used for pixels comprising liquid crystals. In a preferred embodiment, electronic control means to drive each pixel are at least partially integrated on the

corresponding display panel. Hence, the number of external driving circuits is reduced.

5 The transistor for active matrix display and the method for producing the said transistor according to the invention have been the object of various implementations whose following examples demonstrate the quality of the results obtained.

EXAMPLE 1

10

The method for producing a transistor 1 according to the invention has been first implemented to study a bottom gate thin film transistor produced from $\text{SiF}_4\text{-Ar-H}_2$ mixtures. Figure 2 shows the experimental (circles, respectively inverted triangles) values obtained as a function of the "percolation thickness" (nm) 7 for the linear mobility ($\text{cm}^2\text{V}^{-1}\text{s}^{-1}$) 8 of said $\mu\text{-Si:H}$ thin film transistor. The "percolation thickness" is a parameter which is defined as the thickness at which the crystalline fraction in the film reaches 100%. The dashed line 9 (respectively solid line 10) is only shown to provide a guide line to the eye.

20 The circle values 11 were obtained for a $\mu\text{-Si:H}$ thin film formed by plasma deposition on a SiN_x substrate under a total pressure of 1 Torr of $\text{SiF}_4\text{-Ar-H}_2$ mixtures and an RF power of 240 mW/cm^2 for 35 minutes. The inverted triangle values 12 were obtained for a $\mu\text{-Si:H}$ thin film formed by plasma deposition at a RF power of 280 mW/cm^2 . The pressure of said mixture was 1.5 Torr. The square value 13 was obtained for a $\mu\text{-Si:H}$ thin film formed by submitting a SiN_x substrate to a $\text{SiF}_4\text{-Ar-H}_2$ mixture plasma treatment under a total pressure of 1 Torr and an RF power of 280 mW/cm^2 for 60 minutes. All these depositions were performed at a temperature of 200°C .

30 From these experimental values, there is a clear tendency for both series of samples to an increase of the mobility with the increase of the percolation thickness. Hence, despite of having a slow crystallisation velocity, films that end up being fully crystallised have the highest mobilities. Thin film transistors having a mobility of $3 \text{ cm}^2/\text{V.s.}$ are reported.

35

EXAMPLE 2

Figure 3 shows an atomic force microscopy (AFM) relief of a $\mu\text{c-Si:H}$ thin film 5. The $\mu\text{c-Si:H}$ thin film 5 was formed by submitting a SiN_x thin film 3 to an Ar plasma and then to a $\text{SiF}_4\text{-Ar-H}_2$ mixture plasma treatment. The image extends laterally over an area of $5 \times 5 \mu\text{m}^2$. Measurements of the thin film transistor realised with said $\mu\text{c-Si:H}$ thin film show values for the linear mobility of the order of $0.02 \text{ cm}^2/\text{V.s}$. This AFM image clearly shows small crystallites 6 having a mean size less than 80 nm.

Figure 4 shows an atomic force microscopy relief of a $\mu\text{c-Si:H}$ thin film produced from a $\text{SiF}_4\text{-Ar-H}_2$ mixture. The $\mu\text{c-Si:H}$ thin film was formed on a SiN_x thin film submitted to a N_2 treatment. The image extends laterally over an area of $2 \times 2 \mu\text{m}^2$. Measurements of the thin film transistor realised with said $\mu\text{c-Si:H}$ thin film show values for the linear mobility of the order of $3 \text{ cm}^2/\text{V.s}$. This AFM image clearly shows small crystallites having a mean size of the order of 400 nm.

The formation of a plasma treated SiN_x interface 4 on top of the SiN_x layer 3 before the $\mu\text{c-Si:H}$ thin film 5 deposition clearly promotes the deposition of large grain 6 materials at low temperatures. The linear mobility of the film obtained is then shown to be superior to $2 \text{ cm}^2/\text{V.s}$.

CLAIMS

1. A transistor for active matrix display comprising a microcrystalline silicon film (5) and an insulator (3), the crystalline fraction being above 80%,
- 5 wherein it comprises a plasma treated interface (4) located between the insulator (3) and the microcrystalline silicon film (5) so that the said transistor (1) has a linear mobility equal or superior to $1.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, shows threshold voltage stability and wherein the microcrystalline silicon film (5) comprises grains (6) whose size ranges between 10 nm and 400
- 10 nm.
2. A transistor for active matrix display according to claim 1, wherein said grain size ranges between 100 nm and 200 nm.
3. A transistor for active matrix display according to claim 1 or 2, wherein the microcrystalline silicon film (5) thickness is comprised
- 15 between 100 nm and 450 nm.
4. A transistor for active matrix display according to any one of claims 1 to 3, wherein said transistor (1) has a top-gate electrode.
5. A transistor for active matrix display according to any one of claims 1 to 3 wherein said transistor (1) has a bottom-gate electrode.
- 20 6. A display unit having a line-column matrix of pixels that are actively addressed, wherein each pixel comprises at least a transistor (1) according to any one of claims 1 to 5.
7. A display unit according to claim 6, wherein said pixels comprise light emissive organic materials.
- 25 8. A display unit according to claim 6, wherein said pixels comprise liquid crystals.
9. A display unit according to claim 6, wherein said pixels comprise light emissive polymer materials.
10. A display unit according to any one of claims 6 to 9, wherein
- 30 electronic control means to drive each pixel are at least partially integrated on the corresponding microcrystalline silicon film.
11. A method for producing a transistor for active matrix display comprising the steps of forming an active material and electrodes (2), said active material being formed using vapor deposition methods and
- 35 said transistor (1) comprising an insulator (3),

wherein,

- forming a plasma treated interface (4) on top of said insulator (3),

and

- forming a microcrystalline film (5) on top of said treated interface

5 (4) at a temperature comprised between 100 and 400°C using at least a deposition chemical element and a crystallisation chemical element wherein the said crystalline fraction being above 80% and said microcrystalline silicon film (5) comprises grains (6) where size ranges between 10 nm and 400 nm.

10 12. A method for producing a transistor according to claim 11, wherein said plasma treated interface (4) is selected from the group consisting of a SiN_x layer, a SiN_xO_y layer, a SiO_2 layer and glass.

13. A method for producing a transistor according to claim 12, wherein one forms the plasma treated interface (4) using a gas selected
15 from the group consisting of N_2 , O_2 , N_2O and NH_3 .

14. A method for producing a transistor according to one of claims 11 to 13, wherein the microcrystalline silicon film (5) is formed using a buffer gas selected from the group consisting of Ar, Xe, Kr and He.

15. A method for producing a transistor according to any of the
20 claims 11 to 14, wherein said crystallisation chemical elements is H_2 .

16. A method for producing a transistor according to one of claims 11 to 15, wherein said deposition chemical elements are selected among the group comprising SiH_4 , SiF_4 .

17. A method for producing a transistor according to one of claims
25 11 to 16, wherein said deposition chemical elements flux and said crystallisation chemical elements flux are at equilibrium during the growth of the microcrystalline silicon film.

18. A method for producing a transistor according to any one of claims 11 to 17, wherein one forms a top gate transistor.

30 19. A method for producing a transistor according to claim 18, wherein one patterns the substrate comprising a metallic layer to form source and drain electrodes.

20. A method for producing a transistor according to any one of claims 11 to 17, wherein one forms a bottom gate transistor.

21. A method for producing a transistor according to claim 20, wherein the substrate comprises a gate electrode.

22. A method for producing a transistor according to any one of claims 11 to 21, wherein the microcrystalline silicon film (5) comprises
5 grains (6) whose size ranges between 10 nm and 400 nm.

23. A method for producing a transistor according to any one of claims 11 to 22, wherein the microcrystalline silicon film (5) thickness is comprised between 100 nm and 450 nm.

24. A method for producing a transistor according to any one of
10 claims 11 to 23, wherein the microcrystalline silicon film (5) is produced by hot wire technique.

25. A method for producing a transistor according to any one of claims 11 to 24, wherein the microcrystalline silicon film (5) is produced by radiofrequency glow discharge technique.

15 26. A method for producing a transistor according to any one of claims 11 to 25, wherein the vapor deposition methods use radiofrequency glow discharge technique.

27. A method for producing a transistor according to claim 26, wherein one uses a 13.56 MHz PECVD reactor.

1/4




FIGURE 1

2/4




FIGURE 2

3/4




FIGURE 3

4/4




FIGURE 4

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2004/001107A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L29/786 H01L21/336

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	ROCA I CABARROCAS P ET AL: "STABLE MICROCRYSTALLINE SILICON THIN-FILM TRANSISTORS PRODUCED BY THE LAYER-BY-LAYER TECHNIQUE" JOURNAL OF APPLIED PHYSICS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 86, no. 12, 15 December 1999 (1999-12-15), pages 7079-7082, XP000928312 ISSN: 0021-8979 cited in the application page 7079	1-27
Y	EP 0 609 867 A (SEMICONDUCTOR ENERGY LAB) 10 August 1994 (1994-08-10) column 5, line 44 - line 47; claims 1,3 column 6, line 55 -column 7, line 11 --- -/--	1-27



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

Z document member of the same patent family

Date of the actual completion of the international search

22 June 2004

Date of mailing of the international search report

01/07/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Juhl, A

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP2004/001107

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	YOUNG-BAE PARK ET AL: "EFFECT OF HYDROGEN PLASMA PRECLEANING ON THE REMOVAL OF INTERFACIALAMORPHOUS LAYER IN THE CHEMICAL VAPOR DEPOSITION OF MICROCRYSTALLINE SILICON FILMS ON SILICON OXIDE SURFACE" APPLIED PHYSICS LETTERS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 68, no. 16, 15 April 1996 (1996-04-15), pages 2219-2221, XP000585161 ISSN: 0003-6951 page 2219 -----	1,11
A	US 6 017 779 A (MIYASAKA MITSUTOSHI) 25 January 2000 (2000-01-25) column 22, line 9 - line 47 -----	13
A	US 5 686 349 A (NAKATA YUKIHIKO) 11 November 1997 (1997-11-11) column 3, line 66 -column 4, line 3 -----	1,11
A	US 6 078 059 A (NAKATA YUKIHIKO) 20 June 2000 (2000-06-20) column 1, line 37 - line 39 -----	1,27

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP2004/001107

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0609867	A	10-08-1994	JP 3497198 B2	16-02-2004
			JP 6232059 A	19-08-1994
			CN 1316769 A	10-10-2001
			CN 1316767 A	10-10-2001
			CN 1095859 A ,B	30-11-1994
			CN 1255742 A ,B	07-06-2000
			CN 1255732 A ,B	07-06-2000
			EP 1207549 A2	22-05-2002
			EP 0609867 A2	10-08-1994
			EP 0997950 A2	03-05-2000
			JP 3472220 B2	02-12-2003
			JP 2000188404 A	04-07-2000
			JP 3472226 B2	02-12-2003
			JP 2000269135 A	29-09-2000
			KR 168693 B1	01-02-1999
			KR 267145 B1	16-10-2000
			US 5843225 A	01-12-1998
			US 6610142 B1	26-08-2003
US 6017779	A	25-01-2000	US 2001013607 A1	16-08-2001
			US 2001032986 A1	25-10-2001
			CN 1129492 A ,B	21-08-1996
			CN 1245972 A ,B	01-03-2000
			DE 69531654 D1	09-10-2003
			EP 1335419 A2	13-08-2003
			EP 0714140 A1	29-05-1996
			WO 9534916 A1	21-12-1995
			US 5858819 A	12-01-1999
			US 5834827 A	10-11-1998
US 5686349	A	11-11-1997	EP 0592227 A2	13-04-1994
			JP 3429034 B2	22-07-2003
			JP 6196701 A	15-07-1994
			KR 130955 B1	14-04-1998
			US 6078059 A	20-06-2000
US 6078059	A	20-06-2000	EP 0592227 A2	13-04-1994
			JP 3429034 B2	22-07-2003
			JP 6196701 A	15-07-1994
			KR 130955 B1	14-04-1998
			US 5686349 A	11-11-1997